

Per-Bank Bandwidth Regulation of Shared Last-Level Cache for Real-Time Systems

<u>Connor Sullivan</u>[§], Alex Manley[§], Mohammad Alian[¶], Heechul Yun[§]

[§]University of Kansas, [¶]Cornell University





Memory Level Parallelism

• Essential in modern multi-core processors

• Each core can have multiple memory requests in flight


• A shared last-level cache (LLC) may be composed of multiple independent resources---banks

Multi-banked LLC

• Each bank is like a mini cache


• Independent of one another

• Separate cache sets




ARM Cortex A72 LLC

Tag banks indexed with PA[6]



https://developer.arm.com/documentation/100095/0003/ – Cortex-A72 TRM

ARM Cortex A72 LLC



Cache Bank Attack

 Attackers use bank mapping knowledge to hammer a bank with requests¹

Core 0 Victim Task Core N Attacker Task Shared LLC Bank 0 Bank 1

• Create bank contention


Threat Model¹

• Attacker best-effort tasks (red) restricted to user space

• Victim -> real-time tasks (green)

• System has a shared multi-bank LLC

• LLC is space partitioned




Cache Space Partitioning

• Give attackers and victim separate partitions in LLC

• Ensures attackers don't evict victim cache lines


• Page coloring (PALLOC¹)



Cache Space Partitioning


• Banks may still be shared

• Partition the sets via physical address bits




Impact of Cache Bank Attack


- Up to 8.7x cross-core slowdown
- Demonstrated on ARM¹ and RISC-V based embedded multicore SoCs



Where is the Contention?



Pictorial Example



Bandwidth Regulation

- Software-based solutions (Memguard¹)
 - High overhead
 - Up to 300x best-effort (non-real time) task slowdown²
- Hardware based solutions
 - Industry: Intel RDT³, ARM MPAM⁴
 - Research: BRU⁵
 - Low overhead

• All above regulate bandwidth as one resource (bank unaware)....


¹H. Yun et al. "Memguard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms" RTAS'13
 ²M. Bechtel et al. "Cache Bank-Aware Denial-of-Service Attacks on Multicore ARM Processors" RTAS'23
 ³Intel® Resource Director Technology (Intel® RDT) Framework
 ⁴Arm Memory System Resource Partitioning and Monitoring (MPAM) System Component Specification
 ⁵F. Farshchi et al. "BRU: Bandwidth Regulation Unit for Real-Time Multicore Processors" RTAS'20

All-bank vs Per-bank Regulation

All-bank (Bank unaware) regulation
 Ignores underlying structures

- Per-bank (Bank aware) regulation
 - Takes underlying structures into account

Intuitive Example



All-bank Regulation Limitations

• We know that contention is at the bank level


• All-bank assumes all accesses are to the same bank

• Bad assumption for best-effort throughput

All-bank Regulation Limitations

• Must regulate to protect victim in worst case scenario

 Consider the throughput impact of regulating a best-effort task



Goals


- 1. Demonstrate hardware implemented bandwidth regulation as a solution to the cache-bank attack
- 2. Improve on previous regulation implementations through more fine grained (per-bank) regulation

Design Overview

• Use drop-in BRU¹ as baseline


• Sits between cores and shared memory

• No modifications to the shared cache



Design Overview

- Enables grouping of cores into arbitrary domains¹
- Bandwidth regulation done over a fixed period with a fixed number of accesses per period _{PI}
- BW "budget" is given to each bank




Implementation

• Integrate with Rocket Chip SoC¹

Leverage TileLink interconnect _____
 channels to regulate bandwidth

 Regulator is a Chisel² generator enabling support for any number of banks



Evaluation Platform

- Use FireSim¹ for simulation
 - Synthesizable RTL
 - Simulates at ~100MHz, cycle accurate
 - Run locally on Xilinx
 UltraScale+ VCU118 FPGA





https://www.xilinx.com/products/boards-and-kits/vcu118.html

Simulated SoC

- Bank attack requires out-of-order cores -> BOOM¹
- Can't fit four Large BOOM cores on our FPGA platform without optimizations
 - Also BOOM has a bug...(<u>https://github.com/riscv-boom/riscv-boom/issues/690</u>)
- Use in-order Rocket² cores "enhanced" with Mempress³ (on chip accelerator)
 - Traffic generator allowing parallel access to shared memory


Cores	1xLargeBoom, 1GHz, out-of-order, 3-wide, ROB: 96, LSQ: 24/24 2xRocket, 1GHz, in-order, enhanced with Mempress
BOOM Private L1 Cache	32KB(I) - 32KB(D), 8-way
Shared L2 Cache (LLC)	1MB (16-way)
Memory	4GB DDR3, FR-FCFS

¹C. Celio et al. "The Berkeley Out-of-Order Machine (BOOM)" UC Berkeley Tech. Rep. 2015 ²K. Asanovic et al. "The Rocket Chip Generator" UC Berkeley Tech. Rep. 2016 ³https://github.com/ucb-bar/mempress/tree/main

Attack Setup

• Attackers are the two Mempress units

 BOOM core runs victim (real-time) task



Exp. 1: Isolation Impact on RT Tasks


Synthetic victim is BankPLL¹ workload run on BOOM core
 Target specific bank

- Real-world victim is Disparity from SD-VBS²
 - We measured Disparity to have highest LLC bandwidth of all SD-VBS workloads

Vary attacker bandwidth budget
 Examine change in victim slowdown

¹M. Bechtel et al. "Cache Bank-Aware Denial-of-Service Attacks on Multicore ARM Processors" RTAS'23 ²S. K. Venkata et al. "SD-VBS: The san diego vision benchmark suite" IISWC'09

Isolation Impact of Regulation



• Results hold for all-bank (BRU) and per-bank (ours) regulation


• At 1.28GB/s budget, victim slowdown is ~1.03x

Exp. 2: Throughput Impact on BE Tasks


 Examine the throughput impact of regulation on the benign best-effort tasks

• Use *bandwidth* from IsolBench¹

• Regulate under both per-bank and all-bank at 1.28GB/s



Throughput Impact of Regulation



- Two-bank case sees a 1.86x improvement when using per-bank
- Four-bank case sees 3.66x

Exp. 3: Impact on Real-world Apps.

Demonstrate throughput improvement for real-world workloads

• Select SD-VBS and SPEC2017 workloads as best-effort tasks

• Pin workload to BOOM core and regulate at 1.28GB/s

• Run with all-bank and per-bank, with two and four-bank LLCs


Two-bank LLC

3 All-Bank Regulation Per-Bank Regulation 2.5 Normalized Slowdown 2.08 2.04 1.98 2 1.86 1.31x average 1.5 1.43 improvement 1.36 1.30 1.29 1.25 1.11 1.04 1.05 ---------0.5 0 stitch xalanc mcf disparity mser gcc

Workload

Four-bank LLC

1.61x average improvement



Area and Power Overhead

 Synthesis and place and route for ASAP7 7nm¹

Configuration	BRU (nm ²)	SoC (nm ²)	Ratio
All-Bank BRU [14]	429	465305	0.09%
Per-Bank BRU (Ours)	1372	466248	0.29%

TABLE V: Comparative Area Analysis

• Minimal area-overhead, < 0.3%

• Minimal power-overhead, 2.1%

	Configuration	Total Power (mW)	Ratio	
	SoC	110	N/A	
	All-Bank BRU [14]	0.67	0.6%	
<	Per-Bank BRU (Ours)	2.36	2.1%	>

TABLE VI: Comparative Power Analysis

Conclusion

- Multi-banked LLC in modern multicores may be vulnerable to cache bank contention attacks
- All-bank (bank unaware) regulation is highly inefficient to defend against cache bank contention
- Per-bank regulation provides higher (up to 3.66x on 4-bank LLC) throughput over all-bank regulation while providing the same isolation guarantees

Regulation with TileLink

- Access (read) to LLC occurs on Channel A
- Count these reads
- Extract destination address to examine target bank

